CO & Architecture Study Resource – GATE CSE 2018

CO & Architecture Syllabus

Machine instructions and addressing modes. ALU, data‐path and control unit. Instruction pipelining. Memory hierarchy: cache, main memory and secondary storage; I/O interface (interrupt and DMA mode).



Web Links

Leave a Reply

Your email address will not be published. Required fields are marked *